Click Blocker Tracking
The cookie settings on this website are adjusted to allow all cookies so that you have the very best experience. If you continue without changing your cookie settings, we'll assume that you are happy to receive all cookies on our website. However, if you would like to, you can change your settings at any time using the Change cookie settings link in the account menu. 




JTAG (JOINT EUROPEAN TEST ACTION GROUP) was established by the Europe Institution in 1985, in order to research the test of volume circuit . 
After cooperating with the North American ,The name was changed into JTAG(JOINT TEST ACTION GROUP).

The IEEE1194.1 testing interface and board scan structure [IEEE1149.1b 1194] were put out in base of JTAG 2.0 testing testing standards in 1990 , it also becomes the standards of ANSI(AMERICAN NATIONAL STANDARDS INSTITUTE )


JTAG 2.0 Interface Analyser Module

The JTAG 2.0 Interface Analyser module has been specifically designed to work with any ZeroPlus LAP-C logic analyser. The module is supplied free of charge with your logic analyser purchase:

LAP-C(16032) 16-channels, 100MHz, 512Kbit capture buffer

LAP-C(16128) 16-channels, 200MHz, 4Mbit capture buffer

LAP-C(162000) 16 channels, 200MHz, 64Mbit capture buffer

LAP-C(32128) 32-channels, 200MHz, 4Mbit capture buffer

LAP-C(322000) 32-channels, 200MHz, 64Mbit capture buffer


Set your own price!