The cookie settings on this website are adjusted to allow all cookies so that you have the very best experience. If you continue without changing your cookie settings, we'll assume that you are happy to receive all cookies on our website. However, if you would like to, you can change your settings at any time using the Change cookie settings link in the account menu.
Microwire has four signal lines: CLK, CS, DI and DO. The CLK is the Clock signal line, which is used to sample the Rising Edge or Falling Edge; the CS is the Chip Select line, which can be enabled at the High Level; DI is the Command, Address and Data Input line and DO is the Data Output line.